Abstract-The VIPIC1 pixel readout integrated circuit was designed for high timing resolution, pixel based, X-ray Photon Correlation Spectroscopy experiments, typically using 8 keV Xrays at a synchrotron radiation facility. Technical hurdles related to a very aggressive alignment resulted in delays with delivery of 3D bonded wafers that eventually yielded operational devices. Recent improvements in alignment of wafers bonded with the Cu-Cu thermo-compression method and resorting to the Cu-DBI® bonding method started providing operational devices that were tested and led to the next steps. These were the tests with radioactive sources, emitting X-rays, executed after bonding of individual 3D dies to Silicon pixelated sensors for the first time. Results of these tests are presented.
their times with precision better than 100 mm and 10 s in the scope of the VIPIC project, respectively.
The 3D MPW project suffered from significant delivery delays of 3D bonded wafers from fabrication. Recently, technical hurdles related to a need of very aggressive alignment of wafers during the bonding process, requiring a three-sigma precision of about 1 m across a whole 8" wafer, were overcome. Improvements in alignment of wafers bonded with the Cu-Cu thermo-compression (Cu-Cu TC) method [3] and resorting to the Cu Direct Bond Interconnect (Cu-DBI ® ) bonding method [4] started yielding operational devices that were successfully tested and the next steps were thereby allowed. Delivery of better wafer material allowed progression to bonding of the pixel readout chips to the sensors. The original plans assumed using of the Ni-based chip-to-wafer DBI ® technology and the related efforts are underway. On the other hand, a few VIPIC1 chips were bonded to small size "baby" sensors using an optimized solder bump bonding technology that was fully performed on individual readout and sensors dies. Pitch mismatches between 80 m and 100 m, existing respectively on the VIPIC chip and on the available sensors, required deposition of a pitch adapting pattern of pads that was different with respect to the original one. This was properly taken care of earlier when 3D wafers were undergoing steps of back-thinning and deposition of backside. By doing so, first results of tests with X-ray photons could be achieved earlier and are presented in the following sections.
The paper is organized in 5 sections. After this introduction, the second section provides a short description of the architecture and functionality of the VIPIC1 chip and discusses variants of bonding methods used for building the 3D chips. The third section reveals details of the bump bonding process that was used to mate a few VIPIC1 chips to small pixelated Silicon pixel sensors, featuring the 100 m pitch. The fourth section discusses results of tests of the chip that were performed using laboratory 55 Fe and 109 Cd radioactive sources, emitting soft X-ray photons. The last section of the paper concludes and summarizes the presented material. timing of an event with respect to the time frame of a much longer duration is foreseen as one of the next steps. At the present time, VIPIC1 registers radiation hits and assigns their occurrences to the coarse time frames that are defined by a slow clock delivered from the outside of the chip. The VIPIC1 chip is a small prototype, the size of which resulted from the division of the reticle into 5.5×6.3 mm 2 blocks in the first 3D MPW run. The chip features a matrix of 64×64 pixels, which is divided into 16 groups (4 rows of 64 pixels each). A sparsification engine is implemented in every group. The sparsifier feeds the results to a serializer and data is output through LVDS drivers in parallel from each group. The pixel size is 80×80 m 2 . The details of the chip architecture and further description of the operation of the chip was already provided elsewhere [5] [6] .
II. ARCHITECTURE, FUNCTIONALITY AND METHODS
The first working chips were obtained from two pairs of wafers: one bonded with the Cu-Cu TC and one bonded with the Cu DBI ® method. Both were delivered in June 2012. Using chips from this lot, the full functionality of the VIPIC1 chip could essentially be accessed. These results of tests, carried out on the circuits prior to connecting them to pixel sensors, were subjects of past communications [6] [7] . Similarly, the test environment that was prepared using the NI PXIe system and the LabView language was also largely described [7] .
Illustrations of the Cu-Cu TC and Cu DBI ® bonding methods with the dimensions of the elements making up the bonding interface, such as were used in the MPW project, are shown in Fig. 1 . The difference between these two methods is the material that holds tiers together when they fuse. In the Cu-Cu TC method, mechanical connection of two wafers is provided by 2.7 m in diameter Cu insets from the last metal of the process that are fused together [8] . In the Cu DBI ® method, two wafers are held together thanks to the fused oxide layers and electrical connections between tiers are obtained through smaller 1.2 m of diameter Cu plugs that are pressed one to another from both tiers. The bonding oxide and contact Cu plugs are added in the postprocessing steps with extra masks required. The advantage of the Cu DBI ® method with respect to the Cu-Cu TC method is that the first one does not require strong pressing of one wafer against another, nor elevated temperature is needed. It can be still reworked shortly after initial contact of wafers is established to correct for misalignment if such is detected. Additionally, it is more precise as wafers show some convexing prior to bonding, which facilitates spreading of the bond from the center of wafers towards their edges.
In tests of the VIPIC1 chips, it could be concluded that better yields were observed on the chips bonded with the Cu-DBI ® method. However, the Cu-Cu TC method possesses some advantages, e.g. lower costs due to fewer operations required. Thus, it can be reconsidered in future as well.
The new batches of 3D wafers were delivered in March, May and June 2013. The last were 3D wafers bonded using the Cu DBI ® method. VIPIC1 chips diced out from one these last wafers were picked up for attachment of dies to sensors using the Sn-Pb bump bonding method presented in this paper.
III. BUMP BONDING PROCESS USED TO MATE A FEW VIPIC1
CHIPS TO SMALL PIXELATED SILICON PIXEL SENSORS The decisive goal for the project is to bond 80 m pitch pixel sensors that were built at the Brookhaven National Laboratory (BNL), to allow connection of all readout channels to sources of signals, and, later, to open back-side pads for bump bonding of sensor-readout assemblies onto a precise printed circuit board (PCB) [1] . These VIPIC sensors fabricated at the BNL are available on a wafer together with the designs for other 3D projects [1] and bonding of readout chips to sensors is planned using the die-to-wafer DBI ® bonding process with Ni bond posts. However, it was decided to use small size "baby" sensors with 32×38 pixels laid out with the pitch of 100 m first in order to accelerate the tests of the VIPIC1 chip stimulated by X-ray photons. The "baby" sensors were available as single dies only. Their size was such that wire bonding to the pads located on the periphery of the VIPIC1 chip could still be achieved after their attachment to the chips. This was a significant simplification as most of the setup from the tests of the VIPIC1 chips could be reused [6] . In order to allow attachment of "baby" sensors, the 80 m pitch pads for the BNL sensors were overlaid with the new 100 m pitch pads. Thus the geometrical matching of both dies was achieved. Nevertheless, every fifth original pad had to be skipped in this procedure. The result is shown in Fig. 2 , where a part of the layout of pads on the surface of the VIPIC1 chip can be seen. The big pads, having a diameter of 60 m and thickness of about 700 nm are to be connected to the pixels, while small pads are the skipped ones. The pads on the "baby" sensors had round opening of 60 m, but their thickness was not exceeding 400 nm. Pads on both components were made of Aluminum.
A solderable layer, called under-bump metallization (UBM), was added first to the aluminum pads independently on both the VIPIC1 and sensors dies. The process used consisted in adding a Ni-Au layer on top of a very thin Zn layer that was built up first on Al. The thickness of the Ni layer was in the range from 2 to 4 m and an oxidization prevention layer of Au, having thickness in the range from 0.05 to 0.15 m, was deposited on top of it. The original small thickness of the Al pads was giving rise to certain difficulties in obtaining adequate adhesion of the NiAu + solder bump composition. A minimum thickness of the Al pad is required for robustness of the UBM deposition. If that layer is not thick enough, the catalyst in the zincation process will etch away too much of the Al layer preventing good adhesion. Each bump can exceed from 50 to 75 grams of shear force and if the adhesion is too weak a die might be destroyed.
In our work, it was decided to deposit Sn-Pb bumps on the sensor dies. The first few dies did not yield neither good UBM nor bumps with good adhesion. It was likely that the poor result was due to in-situ Al on the pads being thinner than 0.5 m as the metal was completely removed during the baseline process. First modification of the Ni-Au deposition process did improve the yield to over 85% of the pads retaining UBM and bumps. Additional modifications yielded over 95% of the pads and final processing yielded all pads with exception of the four peripheral pads that were destined for biasing of the detector. At the end, further modification yielded 100% bump of the pads, which can be seen in Fig 3. The bumps are eutectic Sn-Pb with 75 m in height. It was not clear, why certain pads demonstrated more resistance to retain UBM but it was concluded that some electrochemistry could play a role there. As it can be seen in Fig. 4 , where a VIPIC1 chip with a flip-chip bonded "baby" pixel sensor is shown, some bonding pads are darker. It was concluded that consistently pads for ground connections and power supplies, where in major part those on which UBM deposition did not work well.
The "baby" sensors were flip-chip bonded on the readout dies. The post reflow gaps were measured in the range from 45 to 50 m. An organic epoxy underfill was added in the post flip-chip bonding operation due to the uncertainty of the UBM adhesion for additional mechanical strength of the assemblies. Generally speaking, underfill is critical for larger dies made for example of dissimilar materials that are to be attached together. There, coefficient of thermal expansions (CTE) could cause enough stress to result in failure at the solder joints. In our case it was used more as a precaution. The built assemblies were mounted on PCBs and wire bonded. Pads that were covered with NiAu layer were easily bondable, significant difficulties were experienced with adhesion of Al wires to pads with poor plating. 
IV. TESTS OF THE VIPIC1 CHIP WITH X-RAYS
Testing of the VIPIC1 chips was performed using the NI PXIe system with FlexRIO NI PXIe 7962R cards driving 100 MHz digital I/O NI 6581 modules. Power supplies and biases were also provided by the PXIe system with power supply NI PXI 4110 and Digital-to-Analog Conversion (DAC) NI PXI 6704 modules. The sensors were biased by applying up to 120 V of the reverse bias voltage on their backplanes. The full depletion was achieved and leakage current that was continuously monitored by Keithley 2400 SMU was in the range from a few tens of nanoamperes to about 200 nA depending on the chip tested. Two radioactive sources, i.e. 109 Cd (1 mCi), emitting 22 keV photons and 55 Fe (10 mCi), emitting 5.9 keV were used in the tests. The data acquisition software was written in such a way that the chips could be tested in the full sparsified readout mode with simultaneous acquisition of data from 16 groups, in which the matrix of pixels was divided in the design. The data serialization clock was 50 MHz and durations of time frames were varied from 1 to 80 s. The hits were output normally at any duration of the time frame. Only total number of hits that could be read out from every group varied from 3 to 250 from the shortest and the longest duration of the time frame tested, respectively. It could be concluded from observations of physical properties of the VIPIC1 output signals that faster serialization clocks could be used; however 50 MHz was allowing working stably with the NI modules in the range of easily adjustable signal latching delays. The VIPIC1 chips were tested at nominal bias and power supply conditions.
One of the first simple tests consisted in acquisition of transmission radiograms. A small W mask with external dimensions of 2.5×2.5 mm 2 (thus covering a group of 25×25 pixels and ) was used. The masks had features cut off of the W slab in its center. However, these were smaller than the pixel pitch of the detectors, thus it could be expected that these shapes can be merged and would not be distinguished on the images. First, a reference run without source was taken, and no hits were registered, except when thresholds were set at the noise levels. Then, an 55 Fe source was place atop of the mask and acquisition ran for a few hours with the same threshold settings. The run was long to accumulate enough of hit statistics. An example of the results is shown in Fig. 5 . The thresholds were set just above the noise level for this chart, which was relatively easy to set as a part of the VIPCI1 chip was not connected to sensor channels. So, it was possible to see at which threshold levels no entries could be detected in these parts. All signals integrated above the threshold that was set higher than noise are shown in the picture in Fig. 5 . 
ROIC area rows & cols skipped
The image is chopped by obvious lack of signals from rows and columns that were not connected to the sensor diodes. The black rim around the center checkered part is composed of channels that are not connected to the sensor. The brightest spots are holding up 2×10 9 hits registered. It can be noticed that only very limited number of pixels are insensitive to the X-ray photons. Some gain dispersions that manifested by the presence of darker spots in the image could be concluded.
Testing with X-rays allows for unbiased measurements of genuine parameters, like amplification gain and noise. In order to estimate these parameters, scans of thresholds with fine resolution of 0.5 mV per step were performed. Selected results of this procedure are shown in Fig. 6 . The curves are shown for an average single pixel from the tested devices with flat field exposure using no source first and using illuminations by 109 Cd, 55 Fe sources later. It can be noticed that sensitivity declines and the response becomes nonlinear above approximately 18 keV. The gain is calculated knowing that one 5.9 keV photon produces 1640 e -/h + pairs in silicon, to be equal to about 42 V/e -. The output referred noise is obtained from a Gaussian fit to the noise data using the Rice theorem [10] . The ENC value is obtained after dividing the sigma parameter of the Gaussian fit by the gain and it is equal to about 82 e -. The tests were performed with the replica amplifier off [6] . The mentioned earlier gain dispersions are being investigated, but are not found to be of primary importance for a binary system of which VIPIC1 is an example.
V. CONCLUSIONS
The results of tests of the VIPIC1 chip bonded to the Silicon pixelated sensors were shown and basic parameters of the processing chain, like number of dead channels, gain and noise were quantified. The solder bump bonding procedure that was successfully used in this work is particularly interested for small scale prototyping, thanks to its compatibility with even tiny dies and not requiring working with wafers as it is often the case. The presented results are the first to show that a three-dimensionally integrated readout for detection of X-rays could be built and its operation and parameters are at least the same as standard 2D counterparts. On the other hand the 3D technology supersedes older approaches by the density of electronics that can be put in a small footprint of a pixel, and by completely new approaches that can be applied in construction of detector systems [1] [6] . Obtaining definite analyses, including statistical parameters of the devices are still underway. In this context, one should not lose sight of the fact that VIPIC1 is the first ever prototype of its kind. Thus, some imperfections, like gain dispersion or not correctly functioning configuration shift register are present. It is planned to bond VIPIC1 chips to 64 ×64 pixel sensors using the Ni DBI ® process, which is expected to occur before the end of 2013. On the other hand, it seems that the device was already sufficiently tested, and under a typical ASIC design cycle, new submission should be targeted to provide a larger size device together with some corrections and improvements to operation of some blocs. It should be hoped for new possibilities of submitting three-dimensionally to be opened soon.
